index
:
SystDigit-Projet.git
master
Projet de Système Digital
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
README
Commit message (
Expand
)
Author
Age
Files
Lines
*
Make things great !
Alex AUVOLAT
2014-01-09
1
-12
/
+24
*
Document programs ; better time support in monitor.
Alex AUVOLAT
2014-01-04
1
-20
/
+69
*
Started CPU implementation.
Alex AUVOLAT
2014-01-02
1
-4
/
+8
*
Tabs to spaces ; deleted Caml simulator (useless anyways)
Alex AUVOLAT
2013-12-17
1
-72
/
+64
*
RAM gives result immediately..
Alex AUVOLAT
2013-11-19
1
-3
/
+2
*
Added a TODO, changed a few comments.
Alex AUVOLAT
2013-11-15
1
-0
/
+1
*
Improvemenet of pow2 (suggested by T.Bourke)
Alex AUVOLAT
2013-11-12
1
-0
/
+17
*
Updated README file.
Alex AUVOLAT
2013-11-12
1
-4
/
+5
*
(nothing interesting)
Alex AUVOLAT
2013-11-12
1
-7
/
+21
*
[WIP] Change dumb netlist format in scheduler and simulator.
Alex AUVOLAT
2013-11-08
1
-3
/
+45
*
Documented the C simulator in the README file ; added a test file.
Alex AUVOLAT
2013-11-06
1
-17
/
+143
*
More simplifcation passes...
Alex AUVOLAT
2013-11-05
1
-0
/
+9
*
Added netlist simplification passes (not yet quite complete !)
Alex AUVOLAT
2013-11-05
1
-0
/
+16
*
Added README file
Alex AUVOLAT
2013-11-04
1
-0
/
+38