path: root/camlsim/test/clock_div_sch.net

INPUT 
OUTPUT o
VAR
  _l_2, c, o
IN
_l_2 = REG o
o = REG c
c = NOT _l_2