summaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
...
* | Add assembler ; much testing to do.Alex AUVOLAT2014-01-083-3/+4
|/
* DocumentAlex AUVOLAT2014-01-082-4/+8
|
* Document ; add hlt instruction ; make monitor faster.Alex AUVOLAT2014-01-074-74/+75
|
* Document.Alex AUVOLAT2014-01-076-11/+10
|
* Make sw/sb run in one tick less, correct scheduler.Alex AUVOLAT2014-01-063-21/+17
|
* Nothingness...Alex AUVOLAT2014-01-042-27/+46
|
* Dynamic frequency ajustment.Alex AUVOLAT2014-01-043-21/+42
|
* Document programs ; better time support in monitor.Alex AUVOLAT2014-01-0413-39/+186
|
* Style corrections.Alex AUVOLAT2014-01-034-17/+17
|
* Corrected serial mmioAlex AUVOLAT2014-01-031-1/+1
|
* Nothingness, again.Alex AUVOLAT2014-01-032-0/+2
|
* Nothing.Alex AUVOLAT2014-01-032-1/+1
|
* CPU all implemented except missing ALU operations.Alex AUVOLAT2014-01-037-35/+183
|
* Monitor now works correctly.Alex AUVOLAT2014-01-039-24/+189
|
* Added simulator monitor tool.Alex AUVOLAT2014-01-0316-38/+414
|
* Implement lw/sw/lwr/swr ; optimize simplification pass order ; add comments ↵Alex AUVOLAT2014-01-035-15/+73
| | | | in ROM files
* Implement jr/jalr/jer/jner/jltr/jler/jltru/jleru ; add simplification to sched.Alex AUVOLAT2014-01-023-16/+84
|
* CPU runs a simple program that increments A and loops (all other ↵Alex AUVOLAT2014-01-023-18/+22
| | | | instructions unimplemented)
* Started CPU implementation.Alex AUVOLAT2014-01-0216-106/+334
|
* Renamed example cpu fileAlex AUVOLAT2014-01-021-0/+0
|
* New netlist generation protocolAlex AUVOLAT2014-01-025-3497/+276
|
* Memorizing CPU : summs all the entriesAlex AUVOLAT2014-01-021-1/+8
|
* Ajout support pour les cycles.Alex AUVOLAT2014-01-025-642/+1939
|
* Rajout de 'nop'Alex AUVOLAT2014-01-012-12/+14
|
* DétailsAlex AUVOLAT2013-12-192-10/+32
|
* Premiers morceaux de CPU - enfin non, rien du tout...Alex AUVOLAT2013-12-197-0/+2325
|
* Suggestion de plan pour un micro-RISC 16 bit moisi (mais rigolo).Alex AUVOLAT2013-12-193-4/+215
|
* Tabs to spaces ; deleted Caml simulator (useless anyways)Alex AUVOLAT2013-12-1718-1567/+1149
|
* RAM gives result immediately..Alex AUVOLAT2013-11-196-42/+48
|
* Added optimization pass : delete useless CONCAT's.Alex AUVOLAT2013-11-191-1/+56
|
* Added a TODO, changed a few comments.Alex AUVOLAT2013-11-152-1/+4
|
* Improvemenet of pow2 (suggested by T.Bourke)Alex AUVOLAT2013-11-122-4/+18
|
* Updated README file.Alex AUVOLAT2013-11-121-4/+5
|
* Minor changes.Alex AUVOLAT2013-11-122-1/+79
|
* (nothing interesting)Alex AUVOLAT2013-11-123-7/+143
|
* Corrected a stupid bug.Alex AUVOLAT2013-11-111-1/+1
|
* Added ROM support, coded a 24/60/60 watch with output for 7-bit LCD displayAlex AUVOLAT2013-11-119-42/+253
|
* Merge branch 'master' of ↵Alex AUVOLAT2013-11-091-6/+6
|\ | | | | | | drakkar.ens.fr:/users/13/info/auvolat/boulot/SystDigit-Projet
| * Corrected a conflict in naming.Alex AUVOLAT2013-11-091-6/+6
| |
* | Minor style changes.Alex AUVOLAT2013-11-092-3/+5
|/
* Little change, usefull ? Not really.Alex AUVOLAT2013-11-081-6/+10
|
* More optimizations.Alex AUVOLAT2013-11-087-152/+107
|
* Minor changes.Alex AUVOLAT2013-11-082-30/+49
|
* Simulator fixed.Alex AUVOLAT2013-11-085-8/+9
|
* [WIP] Change dumb netlist format in scheduler and simulator.Alex AUVOLAT2013-11-086-184/+398
|
* Correction to netlist parser (not taken into account in the caml simulator, ↵Alex AUVOLAT2013-11-073-26/+16
| | | | which is kind of abandonned).
* Started work on second version of dumb netlist format.Alex AUVOLAT2013-11-073-96/+158
|
* Documented the C simulator in the README file ; added a test file.Alex AUVOLAT2013-11-063-18/+206
|
* Deleted useless debug output ; coded working 60/60/24 clock.Alex AUVOLAT2013-11-052-12/+14
|
* Removed unused function.Alex AUVOLAT2013-11-051-24/+0
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-29 03:22:37 +0000