index
:
SystDigit-Projet.git
master
Projet de Système Digital
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
sched
/
test
/
clock_div_sch.net
blob: 0ae5cd996c6e49743ac356ee3578132f5e84f95b (
plain
) (
blame
)
1
2
3
4
5
6
7
8
9
INPUT OUTPUT o VAR _l_2, c, o IN _l_2 = REG o o = REG c c = NOT _l_2