index
:
SystDigit-Projet.git
master
Projet de Système Digital
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
camlsim
/
test
/
cm2_sch.net
blob: e9900d56bee4f0c6d8291321aeb87fd4b879fe55 (
plain
) (
blame
)
1
2
3
4
5
6
7
8
9
INPUT x OUTPUT s, r VAR _l_1, r, s, x IN s = REG _l_1 _l_1 = XOR x s r = AND x s