index
:
SystDigit-Projet.git
master
Projet de Système Digital
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
sched
Commit message (
Expand
)
Author
Age
Files
Lines
*
More optimizations.
Alex AUVOLAT
2013-11-08
6
-150
/
+103
*
Minor changes.
Alex AUVOLAT
2013-11-08
1
-30
/
+48
*
Simulator fixed.
Alex AUVOLAT
2013-11-08
1
-2
/
+2
*
[WIP] Change dumb netlist format in scheduler and simulator.
Alex AUVOLAT
2013-11-08
1
-14
/
+179
*
Correction to netlist parser (not taken into account in the caml simulator, w...
Alex AUVOLAT
2013-11-07
3
-26
/
+16
*
Started work on second version of dumb netlist format.
Alex AUVOLAT
2013-11-07
3
-96
/
+158
*
Deleted useless debug output ; coded working 60/60/24 clock.
Alex AUVOLAT
2013-11-05
1
-5
/
+0
*
Removed unused function.
Alex AUVOLAT
2013-11-05
1
-24
/
+0
*
More simplifcation passes...
Alex AUVOLAT
2013-11-05
4
-35
/
+109
*
Added netlist simplification passes (not yet quite complete !)
Alex AUVOLAT
2013-11-05
3
-3
/
+217
*
Reorganized folders.
Alex AUVOLAT
2013-11-05
10
-125
/
+0
*
C simulator quite completed.
Alex AUVOLAT
2013-11-04
3
-9
/
+7
*
Cleanup unused files.
Alex AUVOLAT
2013-11-04
13
-203
/
+0
*
Added stub C simulator (defined dumb-down syntax for netlists).
Alex AUVOLAT
2013-11-04
33
-0
/
+868