index
:
SystDigit-Projet.git
master
Projet de Système Digital
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cpu
Commit message (
Expand
)
Author
Age
Files
Lines
*
Make sw/sb run in one tick less, correct scheduler.
Alex AUVOLAT
2014-01-06
1
-9
/
+9
*
Document programs ; better time support in monitor.
Alex AUVOLAT
2014-01-04
1
-1
/
+1
*
Style corrections.
Alex AUVOLAT
2014-01-03
2
-13
/
+13
*
Corrected serial mmio
Alex AUVOLAT
2014-01-03
1
-1
/
+1
*
Nothing.
Alex AUVOLAT
2014-01-03
1
-1
/
+1
*
CPU all implemented except missing ALU operations.
Alex AUVOLAT
2014-01-03
3
-33
/
+175
*
Monitor now works correctly.
Alex AUVOLAT
2014-01-03
2
-6
/
+9
*
Added simulator monitor tool.
Alex AUVOLAT
2014-01-03
3
-27
/
+91
*
Implement lw/sw/lwr/swr ; optimize simplification pass order ; add comments i...
Alex AUVOLAT
2014-01-03
3
-14
/
+46
*
Implement jr/jalr/jer/jner/jltr/jler/jltru/jleru ; add simplification to sched.
Alex AUVOLAT
2014-01-02
2
-16
/
+76
*
CPU runs a simple program that increments A and loops (all other instructions...
Alex AUVOLAT
2014-01-02
1
-16
/
+20
*
Started CPU implementation.
Alex AUVOLAT
2014-01-02
6
-71
/
+270
*
Renamed example cpu file
Alex AUVOLAT
2014-01-02
1
-0
/
+0
*
New netlist generation protocol
Alex AUVOLAT
2014-01-02
5
-3497
/
+276
*
Memorizing CPU : summs all the entries
Alex AUVOLAT
2014-01-02
1
-1
/
+8
*
Ajout support pour les cycles.
Alex AUVOLAT
2014-01-02
3
-630
/
+1910
*
Premiers morceaux de CPU - enfin non, rien du tout...
Alex AUVOLAT
2013-12-19
7
-0
/
+2325