SystDigit-Projet.git - Projet de Système Digital

	Commit message (Expand)	Author	Age	Files	Lines
*	Nothing, really.	Alex AUVOLAT	2014-01-14	1	-8/+5
*	Implement much stuff ; clock pretty much is finished.	Alex AUVOLAT	2014-01-14	1	-14/+155
*	Implement basic clock.	Alex AUVOLAT	2014-01-14	1	-30/+201
*	Merge branch 'jonathan'	Alex AUVOLAT	2014-01-14	1	-10/+10
\|\
\| *	there's a strange bug in the division	Jonathan	2014-01-12	1	-2/+2
\| *	division with a strange bug in the remainder	Jonathan	2014-01-11	1	-10/+10
* \|	Format changes.	Alex AUVOLAT	2014-01-14	1	-28/+33
\|/
*	Merge branch 'emile'	Alex AUVOLAT	2014-01-10	1	-2/+2
*	Presentation... ie. nothing.	Alex AUVOLAT	2014-01-10	1	-5/+5
*	Better handling of unit tests.	Alex AUVOLAT	2014-01-10	1	-102/+119
*	Unsigned multiplication works (uses as many cycles as necessary) ; unit tests.	Alex AUVOLAT	2014-01-10	1	-3/+33
*	Merge branch 'jonathan' ; add unit tests.	Alex AUVOLAT	2014-01-10	1	-0/+93
\|\
* \|	Add support for ALU operations on several cycles.	Alex AUVOLAT	2014-01-10	1	-0/+1
\|/
*	Basic operating system...	Alex AUVOLAT	2014-01-09	1	-5/+98
*	Make things great !	Alex AUVOLAT	2014-01-09	1	-0/+25