diff options
| author | Alex AUVOLAT <alex.auvolat@ens.fr> | 2013-10-31 18:15:01 +0100 |
|---|---|---|
| committer | Alex AUVOLAT <alex.auvolat@ens.fr> | 2013-10-31 18:15:01 +0100 |
| commit | f253f98136def21b5e50c5922246e2ddfe315442 (patch) | |
| tree | 5ba21cf7a697bccaf58bf8072cb4c283be85a84e /camlsim/test/fulladder_sch.net | |
| parent | 0b269f32dd9b8d349f94793dad44e728473e9f0a (diff) | |
| download | SystDigit-Projet-f253f98136def21b5e50c5922246e2ddfe315442.tar.gz SystDigit-Projet-f253f98136def21b5e50c5922246e2ddfe315442.zip | |
Simulator started.
Diffstat (limited to 'camlsim/test/fulladder_sch.net')
| -rw-r--r-- | camlsim/test/fulladder_sch.net | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/camlsim/test/fulladder_sch.net b/camlsim/test/fulladder_sch.net new file mode 100644 index 0000000..96fc154 --- /dev/null +++ b/camlsim/test/fulladder_sch.net @@ -0,0 +1,12 @@ +INPUT a, b, c +OUTPUT s, r +VAR + _l_1, _l_3, _l_4, _l_5, a, b, c, r, s +IN +_l_4 = XOR a b +_l_5 = AND _l_4 c +_l_3 = AND a b +_l_1 = XOR a b +s = XOR _l_1 c +r = OR _l_3 _l_5 + |